# **SPECIFICATION**

SPEC. No. 13a

D A T E: 2013 Feb.

To

# **Non-Controlled Copy**

CUSTOMER'S PRODUCT NAME

TDK PRODUCT NAME

MULTILAYER CERAMIC CHIP CAPACITORS

C Series / Commercial Grade

Open Mode

Please return this specification to TDK representatives.

If orders are placed without returned specification, please allow us to judge that specification is accepted by your side.

### RECEIPT CONFIRMATION

DATE: YEAR MONTH DAY

TDK Corporation
Sales
Electronic Components
Sales & Marketing Group

TDK-EPC Corporation

Engineering

Ceramic Capacitors Business Group

APPROVED	Person in charge

APPROVED	CHECKED	Person in charge

#### 1. SCOPE

This specification is applicable to chip type multilayer ceramic capacitors with a priority over the other relevant specifications.

Production places defined in this specification shall be TDK-EPC Corporation Japan,

TDK(Suzhou)Co.,Ltd, and TDK Components U.S.A. Inc.

#### **EXPLANATORY NOTE:**


This specification warrants the quality of the ceramic chip capacitors. The chips should be evaluated or confirmed a state of mounted on your product.

If the use of the chips goes beyond the bounds of the specification, we can not afford to guarantee.

#### 2. CODE CONSTRUCTION

(Example)	C2012	<u> X7R</u>	_2A_	223	<u>K</u>	<u>_T</u> _	5000
	(1)	(2)	(3)	(4)	(5)	(6)	(7)

#### (1) Type



Please refer to product list for the dimension of each product.

(2) Temperature Characteristics (Details are shown in table 1 No.6 at page 4)

#### (3) Rated Voltage

Symbol	Rated Voltage			
2 J	DC 630 V			
2 E	DC 250 V			
2 A	DC 100 V			
1 H	DC 50 V			
1 E	DC 25 V			
1 C	DC 16 V			

#### (4) Rated Capacitance

Stated in three digits and in units of pico farads (pF).

The first and Second digits identify the first and second significant figures of the capacitance, the third digit identifies the multiplier.

R is designated for a decimal point.

Example 223  $\rightarrow$  22,000 pF



(5) Capacitance tolerance

Symbol	Tolerance		
K	± 10 %		
М	± 20 %		
Symbol	Packaging		

(6) Packaging

Symbol	Packaging
В	Bulk
Т	Taping

### (7) TDK Internal Code



These internal codes are subject to change without notice.

→ 5 : Open mode

#### 3. RATED CAPACITANCE AND CAPACITANCE TOLERANCE

### 3.1 Standard combination of rated capacitance and tolerances

Class	Temperature Characteristics	Capacitance tolerance		Rated capacitance
2	X7R	10uF and under	K (± 10 %) M (± 20 %)	E – 6 series
		Over 10uF	M (± 20 %)	

3.2 Capacitance Step in E series

E series	Capacitance Step					
E- 6	1.0	1.5	2.2	3.3	4.7	6.8

#### 4. OPERATING TEMPERATURE RANGE

T.C.	Min. operating	Max. operating	Reference	
	Temperature	Temperature	Temperature	
X7R -55°C		125°C	25°C	

#### 5. STORING CONDITION AND TERM

5 to 40°C at 20 to 70%RH

6 months Max.

### 6. P.C. BOARD

When mounting on an aluminum substrate, large case sizes such as C3225, C4532 and C5750 types are more likely to be affected by heat stress from the substrate. Please inquire separate specification for the large case sizes when mounted on the substrate.

#### 7. INDUSTRIAL WASTE DISPOSAL

Dispose this product as industrial waste in accordance with the Industrial Waste Law.



### 8. PERFORMANCE

### table 1

		lable I	
No.	Item	Performance	Test or inspection method
1	External Appearance	No defects which may affect performance.	Inspect with magnifying glass (3×)
2	Insulation Resistance	10,000MΩ or 500MΩ·μF min. (As for the capacitors of rated voltage 16V DC, 10,000 MΩ or 100MΩ·μF min.,) whichever smaller.	Apply rated voltage for 60s. As for the rated voltage 630V DC, apply 500V DC.
3	Voltage Proof	Withstand test voltage without insulation breakdown or other damage.	Rated voltage Apply voltage  100V and under  2.5 × rated voltage  250, 630V 1.5 × rated voltage  Above DC voltage shall be applied for 1 to 5s.  Charge / discharge current shall not exceed 50mA.
4	Capacitance	Within the specified tolerance.	Class Rated Capacitance frequency Weasuring voltage  10uF and under 1kHz±10% 1.0±0.2Vrms.  Over 10uF 120Hz±20% 0.5±0.2Vrms.
5	Dissipation Factor (Class2)	T.C. Rated voltage D.F.    Over	_



Item	Performance	Te	est or inspection method	
Capacitance Change (%)		Capacitance shall be measured by the steps shown in the following table after		
of Capacitance	No voltage applied	thermal e	quilibrium is obtained for each	
(Class2)		· -	levileted and OTEDO and din a	
	V7D : ±15		Iculated ref. STEP3 reading	
	A/R. ±15		Temperature(°C)	
			Reference temp. ± 2	
		2	Min. operating temp. ± 2	
		3	Reference temp. ± 2	
		4	Max. operating temp. ± 2	
Robustness of	No sign of termination coming off,	Reflow so	older the capacitors on a	
Terminations	breakage of ceramic, or other	P.C.Board shown in Appendix 1a or		
	abnormal signs.		1b and apply a pushing force	
		of 5N with	1 10±1s.	
			Pushing force P.C.Board	
Bending	No mechanical damage.	Reflow so	older the capacitors on	
			ard shown in Appendix 2 and	
		bend it fo	r 1mm.	
			50 F R230 1	
	Temperature Characteristics of Capacitance (Class2)  Robustness of Terminations	Temperature Characteristics of Capacitance (Class2)  Robustness of Terminations  No sign of termination coming off, breakage of ceramic, or other abnormal signs.	Temperature Characteristics of Capacitance (Class2)    X7R : ±15     Capacitance steps show thermal exteps.	

No.	Ite	em	Perfo	ormance	Test or inspection method
9	9 Solderability		New solder to cover over 75% of termination.  25% may have pin holes or rough spots but not concentrated in one spot.  Ceramic surface of A sections		Completely soak both terminations in solder at 235±5°C for 2±0.5s.  Solder: H63A (JIS Z 3282)
					Flux : Isopropyl alcohol (JIS K 8839)
			shall not be exp melting or shift material.	ing of termination	Rosin(JIS K 5902) 25% solid solution.
				A section	
10	Resistance to solder heat	External appearance			Completely soak both terminations in solder at 260±5°C for 5±1s.  Preheating condition
		0			Temp.: 150±10°C
		Capacitance	Characteristics	Change from the value before test	Time : 1 to 2min.
			Class2 X7R ± 7.5 %  Meet the initial spec.		Flux : Isopropyl alcohol (JIS K 8839) Rosin (JIS K 5902) 25% solid solution.
		D.F. (Class2)			Solder : H63A (JIS Z 3282)  Leave the capacitors in ambient condition
		Insulation Resistance	Meet the initial	spec.	for 24±2h before measurement.
		Voltage proof	No insulation brother damage.	eakdown or	

No.	Ite	em	Perf	ormance		Test or inspection m	ethod
11	Vibration	External appearance Capacitance  D.F. (Class2)	Characteristics Class2 X7R  Meet the initial	Change from the value before test ± 7.5 %	P.C.Bo Appen Vibrate 1.5mm from 1 about Repea	v solder the capacitor pard shown in Appendix 1b before testing the the capacitors with P-P changing the frought to 55Hz and bactonin.  It this for 2h each in 3 andicular directions.	dix 1a or amplitude of equencies
12	Temperature cycle	External appearance Capacitance  D.F. (Class2)	No mechanical damage.  Characteristics Change from the value before test  Class2 X7R ± 7.5 %  Meet the initial spec.		Reflow solder the capacitors on a P.C.Board shown in Appendix 1a or Appendix 1b before testing.  Expose the capacitors in the condition step1 through step 4 and repeat 5 times consecutively.  Leave the capacitors in ambient condition for 24±2h before		
		Insulation Resistance Voltage proof	Meet the initial  No insulation b other damage.	•	Step  1  2  3  4	Temperature(°C)  Min. operating temp. ±3  Reference Temp.  Max. operating temp. ±2  Reference Temp.	Time (min.) 30 ± 3 2 - 5 30 ± 2 2 - 5


No.	Ite	em		Perf	ormance	Test or inspection method
13	Moisture Resistance (Steady State)	External appearance Capacitance  D.F. (Class2)  Insulation Resistance	Characte	eristics X7R  ristics 00% of control of cont	•	Reflow solder the capacitors on a P.C.Board shown in Appendix 1a or Appendix 1b before testing.  Leave at temperature 40±2°C, 90 to 95%RH for 500 +24,0h.  Leave the capacitors in ambient condition for 24±2h before measurement.
14	Moisture Resistance	External appearance Capacitance  D.F. (Class2)	Characte Class2 Characte	eristics X7R ristics	Change from the value before test  ± 12.5 %  f initial spec. max.	Reflow solder the capacitors on a P.C.Board shown in Appendix 1a or Appendix 1b before testing.  Apply the rated voltage at temperature 40±2°C and 90 to 95%RH for 500 +24,0h.  Charge/discharge current shall not exceed 50mA.
		Insulation Resistance	(As for th	ie capa 6V D( min.,)		Leave the capacitors in ambient condition for 24±2h before measurement.  Voltage conditioning (only for class 2) Voltage treat the capacitors under testing temperature and voltage for 1 hour.  Leave the capacitors in ambient condition for 24±2h before measurement.  Use this measurement for initial value





No.	It	em		Perf	formance	Test or inspection method	
15	Life	ife External appearance	No mechanical damage.		damage.	Reflow solder the capacitors on a P.C.Board shown in Appendix 1a or	
		Capacitance	Charact	eristics	Change from the value before test	Appendix 1b before testing.  Below the voltage shall be applied at	
			Class2	X7R	± 15 %	Maximum operating temperature ±2°C for 1,000 +48, 0h.	
						Applied voltage	
						Rated voltage x2	
		D.F.	Characte			Rated voltage x1.5	
		(Class2)	X/R:2	00% o	f initial spec. max.	Rated voltage x1.2	
						Rated voltage x1	
		Insulation Resistance	1,000M $\Omega$ or 50M $\Omega$ ·μF min. (As for the capacitors of rated voltage 16V DC, 1,000 M $\Omega$ or 10M $\Omega$ ·μF min.,) whichever smaller.			For information which product has which applied voltage, please contact with our sales representative.	
						Charge/discharge current shall not exceed 50mA.	
						Leave the capacitors in ambient condition for 24±2h before measurement.	
						Voltage conditioning (only for class 2) Voltage treat the capacitors under testing temperature and voltage for 1 hour. Leave the capacitors in ambient condition for 24±2h before measurement. Use this measurement for initial value.	

<sup>\*</sup>As for the initial measurement of capacitors (Class2) on number 6,10,11,12 and 13, leave capacitors at 150 -10,0°C for 1 hour and measure the value after leaving capacitors for 24±2h in ambient condition.









Material: Glass Epoxy (As per JIS C6484 GE4)

P.C. Board thickness: 1.6mm


Copper (thickness 0.035mm)

Solder resist

TDK (EIA style)	Dimensions (mm)			
	а	b	С	
C2012 (CC0805)	1.2	4.0	1.65	
C3216 (CC1206)	2.2	5.0	2.0	
C3225 (CC1210)	2.2	5.0	2.9	
C4532 (CC1812)	3.5	7.0	3.7	
C5750 (CC2220)	4.5	8.0	5.6	



### 9. INSIDE STRUCTURE AND MATERIAL



No.	NAME	MATERIAL
1	Dielectric	BaTiO <sub>3</sub>
2	Electrode	Nickel (Ni)
3		Copper (Cu)
4	Termination	Nickel (Ni)
5		Tin (Sn)


### 10. RECOMMENDATION

As for C3225, C4532 and C5750 types, It is recommended to provide a slit (about 1mm wide) in the board under the components to improve washing Flux. And please make sure to dry detergent up completely before.

### 11. SOLDERING CONDITION

As for C3225, C4532 and C5750 types, reflow soldering only.

### 12. DESIGN CONCEPT OF THE OPEN-MODE



#### < L gap>

Distance between the end of the opposite electrode and the termination.

### L Gap > Terminal band width

When a chip capacitor is cracked by mechanical stress such as board bending, open-mode construction helps to reduce the risk of short circuits.

Open-mode is a product design concept, and it is predicted that open-mode construction will result in a decreased number of shorts in our capacitors.


However because we can not predict the specific types of mechanical stress the capacitors will be subjected to, we can not guarantee absolute success.

### 13. Caution

No.	Process	0 1111					
	Flocess	Condition					
1	Operating Condition (Storage,	<ul> <li>1-1. Storage</li> <li>1) The capacitors must be stored in an ambient temperature of 5 to 40°C with a relative humidity of 20 to 70%RH. The products should be used within 6 months upon receipt.</li> </ul>					
	Transportation)	<ol> <li>The capacitors must be operated and stored in an environment free of dew condensation and these gases such as Hydrogen Sulphide, Hydrogen Sulphate, Chlorine, Ammonia and sulfur.</li> </ol>					
		3) Avoid storing in sun light and falling of dew.					
		4) Do not use capacitors under high humidity and high and low atmospheric pressure which may affect capacitors reliability.					
		5) Capacitors should be tested for the solderability when they are stored for long time.					
		1-2. Handling in transportation					
		In case of the transportation of the capacitors, the performance of the capacitors may be deteriorated depending on the transportation condition. (Refer to JEITA RCR-2335B 9.2 Handling in transportation)					
2	Circuit design	2-1. Operating temperature					
	<u> </u>	Operating temperature should be followed strictly within this specification, especially be careful with maximum temperature.  1) Do not use capacitors above the maximum allowable operating temperature.					
		2) Surface temperature including self heating should be below maximum operating temperature.					
		(Due to dielectric loss, capacitors will heat itself when AC is applied. Especially at high frequencies around its SRF, the heat might be so extreme that it may damage itself or the product mounted on. Please design the circuit so that the maximum temperature of the capacitors including the self heating to be below the maximum allowable operating temperature. Temperature rise at capacitor surface shall be below 20°C)					
		3) The electrical characteristics of the capacitors will vary depending on the temperature. The capacitors should be selected and designed in taking the temperature into consideration.					
		2-2. Operating voltage					
		1) Operating voltage across the terminals should be below the rated voltage.  When AC and DC are super imposed, V <sub>0-P</sub> must be below the rated voltage.  ———————————————————————————————————					
		AC or pulse with overshooting, V <sub>P-P</sub> must be below the rated voltage.  (3), (4) and (5)					
		When the voltage is started to apply to the circuit or it is stopped applying, the irregular voltage may be generated for a transit period because of resonance or switching. Be sure to use the capacitors within rated voltage containing these Irregular voltage.					
		Voltage (1) DC voltage (2) DC+AC voltage (3) AC voltage					
		Positional Measurement (Rated voltage) 0 V <sub>0-P</sub> 0					
		Voltage (4) Pulse voltage (A) (5) Pulse voltage (B)					
		Positional Measurement (Rated voltage)  V <sub>P-P</sub>					

No.       Process       Condition         2       Circuit design	oplied DC and AC voltages. taking the voltages into  I/or pulse voltages, the audible sound.  Iffect on the reliability of the less on the chip capacitors, and a P.C. board, determine the amount of solder on the ations and provide individual
3) The effective capacitance will vary depending on any The capacitors should be selected and designed in consideration.  2-3. Frequency When the capacitors (Class 2) are used in AC and capacitors may vibrate themselves and generate at the amount of solder at the terminations has a direct expanditors.  1) The greater the amount of solder, the higher the strand the more likely that it will break. When designing shape and size of the solder lands to have proper at terminations.  2) Avoid using common solder land for multiple terminations.  3) Size and recommended land dimensions.	taking the voltages into  I/or pulse voltages, the audible sound.  Iffect on the reliability of the less on the chip capacitors, and a P.C. board, determine the amount of solder on the lations and provide individual
When the capacitors (Class 2) are used in AC and capacitors may vibrate themselves and generate a capacitors may vibrate themselves and generate a capacitors may vibrate themselves and generate a capacitors.  The amount of solder at the terminations has a direct e capacitors.  The greater the amount of solder, the higher the str and the more likely that it will break. When designing shape and size of the solder lands to have proper a terminations.  Avoid using common solder land for multiple terming solder land for each terminations.  Size and recommended land dimensions.	ffect on the reliability of the ess on the chip capacitors, and a P.C. board, determine the amount of solder on the ations and provide individual
capacitors.  1) The greater the amount of solder, the higher the str and the more likely that it will break. When designing shape and size of the solder lands to have proper a terminations.  2) Avoid using common solder land for multiple terminal solder land for each terminations.  3) Size and recommended land dimensions.	ess on the chip capacitors, ig a P.C.board, determine the imount of solder on the ations and provide individual
solder land for each terminations.  3) Size and recommended land dimensions.  Chin conscitors	·
Chin canacitara	or land
Chip capacitors Sold	er land
	CI IAIIU
C B A	Solder resist
Flow soldering (mm)	
Type C2012 C3216 Symbol (CC0805) (CC1206)	
A 1.0 - 1.3 2.1 - 2.5	
B 1.0 - 1.2 1.1 - 1.3	
C 0.8 - 1.1 1.0 - 1.3	
Reflow soldering	(mm)
Type C2012 C3216	C3225
Symbol (CC0805) (CC1206)	(CC1210)
A 0.9 - 1.2 2.0 - 2.4	2.0 - 2.4
B 0.7 - 0.9 1.0 - 1.2 C 0.9 - 1.2 1.1 - 1.6	1.0 - 1.2 1.9 - 2.5
<u> </u>	1.9 - 2.3
Type C4532 C5750	
Symbol (CC1812) (CC2220)	
A 3.1 - 3.7 4.1 - 4.8	
B 1.2 - 1.4 1.2 - 1.4 C 2.4 - 3.2 4.0 - 5.0	

No.	Process		Condition				
3	Designing P.C.board	4) Recommended	Recommended chip capacitors layout is as following				
			Disadvantage against bending stress	Advantage against bending stress			
		Mounting face	Perforation or slit	Perforation or slit			
			Break P.C.board with mounted side up.	Break P.C.board with mounted side down.			
			Mount perpendicularly to perforation or slit	Mount in parallel with perforation or slit			
		Chip arrangement (Direction)	Perforation or slit	Perforation or slit			
			Closer to slit is higher stress	Away from slit is less stress			
		Distance from slit	$(\ell_1 < \ell_2)$	$\begin{array}{c c} & l_2 \\ & \vdots \\ & \vdots \\ & \vdots \\ & (l_1 \leq l_2) \end{array}$			




No.	Process	Condition				
4	Mounting	<ul><li>capacitors to result</li><li>1) Adjust the bottom surface and not</li><li>2) Adjust the mour</li><li>3) To minimize the</li></ul>	ead is adjusted too low, it may invalid in cracking. Please take following mead center of the mounting he press it.  Inting head pressure to be 1 to 3N impact energy from mounting head bottom side of the P.C.board.	ead to reach on the P.C.board of static weight.		
			Not recommended	Recommended		

	Not recommended	Recommended
Single sided mounting	Crack	Support pin
Double-sides mounting	Solder peeling Crack	Support pin

When the centering jaw is worn out, it may give mechanical impact on the capacitors to cause crack. Please control the close up dimension of the centering jaw and provide sufficient preventive maintenance and replacement of it.

### 4-2. Amount of adhesive



Example: C2012 (CC0805), C3216 (CC1206)

а	0.2mm min.
b	70 - 100μm
С	Do not touch the solder land



No.	Process	Condition
5	Soldering	5-1. Flux selection Although highly-activated flux gives better solderability, substances which increase activity may also degrade the insulation of the chip capacitors. To avoid such degradation, it is recommended following.  1) It is recommended to use a mildly activated rosin flux (less than 0.1wt% chlorine). Strong flux is not recommended.  2) Excessive flux must be avoided. Please provide proper amount of flux.  3) When water-soluble flux is used, enough washing is necessary.  5-2. Recommended soldering profile by various methods  Wave soldering Soldering Preheating Soldering Natural cooling Preheating Natural cooling Preheating Natural cooling Preheating Natural cooling Natural cooling Preheating Natural cooling Natural cooling Natural cooling
		Over 60 sec.  Peak Temp time  Over 60 sec.  Peak Temp time
		Manual soldering (Solder iron)  APPLICATION As for C2012 (CC0805) and C3216 (CC1206), applied to wave soldering and reflow soldering As for C3225 (CC1210), C4532 (CC1812), C5750 (CC2220), applied only to reflow soldering.

### 5-3. Recommended soldering peak temp and peak temp duration

Temp./Duration	Wave so	oldering	Reflow soldering		
Solder	Peak temp(°C)	Duration(sec.)	Peak temp(°C)	Duration(sec.)	
Sn-Pb Solder	250 max.	3 max.	230 max.	20 max.	
Lead Free Solder	260 max.	5 max.	260 max.	10 max.	

Recommended solder compositions Sn-37Pb (Sn-Pb solder) Sn-3.0Ag-0.5Cu (Lead Free Solder)



No.	Process		Condi	tion	
5	Soldering	5-4. Avoiding thermal shock	<		
		Preheating condition			
		Soldering		Туре	Temp. (°C)
		Wave soldering	C2012(CC0805), (	C3216(CC1206)	ΔT ≤ 150
		D. G I I	C2012(CC0805), (	C3216(CC1206)	ΔT ≤ 150
		Reflow soldering	C3225(CC1210), ( C5750(CC2220)	C4532(CC1812),	ΔT ≤ 130
			C2012(CC0805), (	C3216(CC1206)	ΔT ≤ 150
		Manual soldering	C3225(CC1210), ( C5750(CC2220)	C4532(CC1812),	ΔT ≤ 130
			will induce highe	r tensile force in Ilt in chip cracking ard.	n chip capacitors when g. In sufficient solder may
		Excessive solder			her tensile force in capacitors to cause ck
		Adequate		Maximum Minimum	
		Insufficient solder		cau chip	robustness may se contact failure or capacitors come off P.C.board.
		5-6. Solder repair by solder  1) Selection of the solderir Tip temperature of sold land size. The higher theat shock may cause Please make sure the time in accordance with chip capacitors with the Recommended solder Town (°C)	ng iron tip der iron varies by the tip temperature a crack in the chi tip temp. before s th following recom e condition in 5-4 er iron condition (S	e, the quicker the ip capacitors. coldering and keep mended condition to avoid the therm	operation. However, the peak temp and (Please preheat the hal shock.) Lead Free Solder)
		Temp. (°C)	Duration (sec.) 3 max.	Wattage (W)	Shape (mm)
1		300 max.			Ø 3.0 max.

No.	Process	Condition
5	Soldering	<ol> <li>Direct contact of the soldering iron with ceramic dielectric of chip capacitors may cause crack. Do not touch the ceramic dielectric and the terminations by solder iron.</li> <li>Sn-Zn solder         Sn-Zn solder solder solder solder.</li> <li>Countermeasure for tombstone         The misalignment between the mounted positions of the capacitors and the land patterns should be minimized. The tombstone phenomenon may occur especially the capacitors are mounted (in longitudinal direction) in the same direction of the reflow soldering.         (Refer to JEITA RCR-2335B Annex 1 (Informative) Recommendations to prevent the tombstone phenomenon)</li> </ol>
6	Cleaning	<ol> <li>If an unsuitable cleaning fluid is used, flux residue or some foreign articles may stick to chip capacitors surface to deteriorate especially the insulation resistance.</li> <li>If cleaning condition is not suitable, it may damage the chip capacitors.</li> <li>Insufficient washing         <ul> <li>Terminal electrodes may corrode by Halogen in the flux.</li> </ul> </li> <li>Halogen in the flux may adhere on the surface of capacitors, and lower the insulation resistance.</li> <li>Water soluble flux has higher tendency to have above mentioned problems (1) and (2).</li> <li>Excessive washing         When ultrasonic cleaning is used, excessively high ultrasonic energy output can affect the connection between the ceramic chip capacitor's body and the terminal electrode. To avoid this, following is the recommended condition.         Power: 20 Wl &amp; max.</li></ol>

No.	Process		Condition			
7	Coating and molding of the P.C.board	<ol> <li>When the P.C.board is coated, please verify the quality influence on the product.</li> <li>Please verify carefully that there is no harmful decomposing or reaction gas emission during curing which may damage the chip capacitors.</li> <li>Please verify the curing temperature.</li> </ol>				
8	Handling after chip mounted  A Caution		y attention not to bend or distort the the chip capacitors may crack.	P.C.board after soldering in handling		
		2) When functional check of the P.C.board is performed, check pin pressure tends to be adjusted higher for fear of loose contact. But if the pressure is excessive and bend the P.C.board, it may crack the chip capacitors or peel the termination off. Please adjust the check pins not to bend the P.C.board.				
		Item	Not recommended	Recommended		
		Board bending	Termination peeling  Check pin	Support pin  Check pin		
9	Handling of loose chip capacitors	,	case sized chip capacitors are tende	ce dropped do not use it. Especially, ency to have cracks easily, so please  — Crack		

No.	Process	Condition
9	Handling of loose chip capacitors	Piling the P.C.board after mounting for storage or handling, the corner of the P.C. board may hit the chip capacitors of another board to cause crack.
		Crack P.C.board
10	Capacitance aging	The capacitors (Class 2) have aging in the capacitance. They may not be used in precision time constant circuit. In case of the time constant circuit, the evaluation should be done well.
11	Estimated life and estimated failure rate of capacitors	As per the estimated life and the estimated failure rate depend on the temperature and the voltage. This can be calculated by the equation described in JEITA RCR-2335B Annex 6 (Informative) Calculation of the estimated lifetime and the estimated failure rate (Voltage acceleration coefficient: 3 multiplication rule, Temperature acceleration coefficient: 10°C rule) The failure rate can be decreased by reducing the temperature and the voltage but they will not be guaranteed.
12	Others  A Caution	The products listed on this specification sheet are intended for use in general electronic equipment (AV equipment, telecommunications equipment, home appliances, amusement equipment, computer equipment, personal equipment, office equipment, measurement equipment, industrial robots) under a normal operation and use condition.
		The products are not designed or warranted to meet the requirements of the applications listed below, whose performance and/or quality require a more stringent level of safety or reliability, or whose failure, malfunction or trouble could cause serious damage to society, person or property. Please understand that we are not responsible for any damage or liability caused by use of the products in any of the applications below or for any other use exceeding the range or conditions set forth in this specification sheet. If you intend to use the products in the applications listed below or if you have special requirements exceeding the range or conditions set forth in this specification, please contact us.
		<ul> <li>(1) Aerospace/Aviation equipment</li> <li>(2) Transportation equipment (cars, electric trains, ships, etc.)</li> <li>(3) Medical equipment</li> <li>(4) Power-generation control equipment</li> <li>(5) Atomic energy-related equipment</li> <li>(6) Seabed equipment</li> <li>(7) Transportation control equipment</li> <li>(8) Public information-processing equipment</li> <li>(9) Military equipment</li> <li>(10) Electric heating apparatus, burning equipment</li> <li>(11) Disaster prevention/crime prevention equipment</li> <li>(12) Safety equipment</li> <li>(13) Other applications that are not considered general-purpose applications</li> </ul>
		When designing your equipment even for general-purpose applications, you are kindly requested to take into consideration securing protection circuit/device or providing backup circuits in your equipment.



### 14. Packaging label

Packaging shall be done to protect the components from the damage during transportation and storing, and a label which has the following information shall be attached.

- 1) Inspection No.
- 2) TDK P/N
- 3) Customer's P/N
- 4) Quantity

\*Composition of Inspection No.

Example 
$$\underline{M} \ \underline{0} \ \underline{A} \ - \ \underline{OO} \ - \ \underline{OOO}$$
(a) (b) (c) (d) (e)

- a) Line code
- b) Last digit of the year
- c) Month and A for January and B for February and so on. (Skip I)
- d) Inspection Date of the month.
- e) Serial No. of the day

## 15. Bulk packaging quantity

Total number of components in a plastic bag for bulk packaging: 1,000pcs.

### 16. TAPE PACKAGING SPECIFICATION


#### 1. CONSTRUCTION AND DIMENSION OF TAPING

#### 1-1. Dimensions of carrier tape

Dimensions of paper tape shall be according to Appendix 3.

Dimensions of plastic tape shall be according to Appendix 4, 5.

#### 1-2. Bulk part and leader of taping





#### 1-3. Dimensions of reel

Dimensions of Ø178 reel shall be according to Appendix 6, 7.

Dimensions of Ø330 reel shall be according to Appendix 8, 9.

#### 1-4. Structure of taping






### 2. CHIP QUANTITY

Tumo	Thickness	Taping	Chip qua	ntity(pcs.)	
Type	of chip	Material	φ178mm reel	φ330mm reel	
C2012	0.85 mm	Paper or Plastic	4,000	10,000	
02012	1.25 mm	Plastic	2,000	10,000	
	1.15 mm			10,000	
C3216	1.30 mm	Plastic	2,000	10,000	
	1.60 mm			8,000	
	1.15 mm		2,000	10,000	
	1.60 mm		2,000	8,000	
C3225	2.00 mm	Plastic			
	2.30 mm		1,000	5,000	
	2.50 mm				
	1.60 mm		1,000	3,000	
C4532	2.00 mm	Plastic	1,000		
	2.30 mm		500		
	1.60 mm		1,000		
C5750	2.00 mm	Plastic		3,000	
	2.30 mm	Flastic	500		
	2.80 mm			2,000	


#### 3. PERFORMANCE SPECIFICATIONS

3-1. Fixing peeling strength (top tape)0.05-0.7N. (See the following figure.)



- 3-2. Carrier tape shall be flexible enough to be wound around a minimum radius of 30mm with components in tape.
- 3-3. The missing of components shall be less than 0.1%
- 3-4. Components shall not stick to fixing tape.
- 3-5. The fixing tapes shall not protrude beyond the edges of the carrier tape not shall cover the sprocket holes.

### Paper Tape




(Unit: mm)

Symbol Type	А	В	С	D	Е	F
C2012 (CC0805)	( 1.50 )	(2.30)	8.00 ± 0.30	3.50 ± 0.05	1.75 ± 0.10	4.00 ± 0.10
Symbol Type	G	Н	J	Т		
C2012 (CC0805)	2.00 ± 0.05	4.00 ± 0.10	Ø 1.5 +0.10	1.10 max.		

<sup>\*</sup> The values in the parentheses ( ) are for reference.

### Plastic Tape




(Unit: mm)

Symbol Type	А	В	С	D	E	F
C2012 (CC0805)	( 1.50 )	(2.30)	8.00 ± 0.30	3.50 ± 0.05		
C3216 (CC1206)	( 1.90 )	(3.50)	[12.0 ± 0.30]	[5.50 ± 0.05]	1.75 ± 0.10	4.00 ± 0.10
C3225 (CC1210)	( 2.90 )	(3.60)	[12.0 1 0.00]	[0.00 ± 0.00]		
Symbol Type	G	Н	J	K	t	Q
C2012 (CC0805)				2.50 max.	0.30 max.	
C3216 (CC1206)	2.00 ± 0.05	4.00 ± 0.10	Ø 1.5 +0.10	2.50 IIIdX.	U.SU IIIAX.	Ø 0.50 min.
C3225 (CC1210)				3.20 max.	0.60 max.	

 $<sup>^{\</sup>star}$  The values in the parentheses (  $\,\,$  ) are for reference.

<sup>\*</sup> As for 2.5mm thickness products, apply values in the brackets [ ].

### Plastic Tape




(Unit:mm)

Symbol Type	А	В	С	D	E	F
C4532 (CC1812)	(3.60)	(4.90)	12.0 ± 0.30	5.50 ± 0.05	1.75 ± 0.10	8 00 ± 0 10
C5750 (CC2220)	(5.40)	(6.10)	12.0 ± 0.30	5.50 ± 0.05	1.75 ± 0.10	8.00 ± 0.10
Symbol Type	G	Н	J	K	t	Q
C4532 (CC1812)	2.00 ± 0.05	4.00 ± 0.10	Ø 1.5 +0.10	6.50 max.	0.60 max.	Ø 1.50 min.
C5750 (CC2220)	2.00 £ 0.05	4.00 £ 0.10	0	0.50 max.	0.00 max.	ا اااال 1.30 الط

<sup>\*</sup> The values in the parentheses ( ) are for reference.

C2012, C3216, C3225 ( As for C3225 type, any thickness of the item except 2.5mm )




(Unit : mm)

Symbol	Α	В	С	D	Е	$W_1$
Dimension	Ø178 ± 2.0	Ø60 ± 2.0	Ø13 ± 0.5	Ø21 ± 0.8	2.0 ± 0.5	9.0 ± 0.3

Symbol	$W_2$	r
Dimension	13.0 ± 1.4	1.0

### **Appendix 7**

C3225, C4532, C5750 (As for C3225 type, applied to 2.5mm thickness products)




Symbol	^	D	C	D	`	١٨/
Syllibol	Α	Ь	C	D		<b>vv</b> <sub>1</sub>
Dimension	Ø178 ± 2.0	Ø60 ± 2.0	Ø13 ± 0.5	Ø21 ± 0.8	2.0 ± 0.5	13.0 ± 0.3

Symbol	$W_2$	r
Dimension	17.0 ± 1.4	1.0



C2012, C3216, C3225  $\,$  (As for C3225 type, any thickness of the item except 2.5mm )

(Material : Polystyrene)




	ſ			1		(Unit : mm)
Symbol	Α	В	С	D	E	W
Dimension	Ø382 max. (Nominal Ø330)	Ø50 min.	Ø13 ± 0.5	Ø21 ± 0.8	2.0 ± 0.5	10.0 ± 1.5

Symbol	t	r
Dimension	2.0 ± 0.5	1.0

### **Appendix 9**

C3225, C4532, C5750  $\,$  (As for C3225 type, applied to 2.5mm thickness products )

(Material : Polystyrene)



						( /
Symbol	Α	В	С	D	Е	W
Dimension	Ø382 max. (Nominal Ø330)	Ø50 min.	Ø13 ± 0.5	Ø21 ± 0.8	2.0 ± 0.5	14.0 ± 1.5

Symbol	t	r
Dimension	2.0 ± 0.5	1.0